Capacitor integration at top-metal level with a protection layer for the copper surface

ABSTRACT

An on-chip decoupling capacitor ( 106 ) and method of fabrication. The decoupling capacitor ( 106 ) is integrated at the top metal interconnect level ( 104 ) and includes surface protection layer ( 109 ) for the copper metal ( 104   b ) of the top metal interconnect.

CROSS-REFERENCE TO RELATED APPLICATIONS

The following co-pending patent applications are related and hereby incorporated by reference:

U.S. patent application Ser. No. 10/696,816, filed Oct. 30, 2003 to Rost et al.

U.S. patent application Ser. No. 10/697,138, filed Oct. 30, 2003 to Burke et al.

FIELD OF THE INVENTION

The invention is generally related to the field of forming capacitors in semiconductor devices and more specifically to forming high density capacitors at the top metal interconnect level.

BACKGROUND OF THE INVENTION

As semiconductor technology continues to scale, the supply or operating voltage of the integrated circuit becomes lower and lower. The nominal supply voltage has decreased from 5V to 3.3V to 1.8V and below. Transistors with operating voltages of 1.1V are currently being developed.

As the supply voltage decreases it becomes increasingly important to limit the voltage swing on the supply voltage lines. This is due to the fact that smaller voltage swings can cause unacceptable amounts of current leakage and even unintentionally switch the state of the transistor. Voltage swing may be minimized by providing capacitance on the power supply. Typically this is accomplished with off-chip decoupling capacitors. As the amount of voltage swing that can be tolerated is reduced, more and more decoupling capacitance is required.

SUMMARY OF THE INVENTION

The invention is an on-chip decoupling capacitor and method of fabrication. The decoupling capacitor is integrated at the top metal interconnect level and includes surface protection layer for the top metal interconnect.

An advantage of the invention is providing on-chip de-coupling capacitance with surface protection for the metal/copper.

This and other advantages will be apparent to those of ordinary skill in the art having reference to the specification in conjunction with the drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

In the drawings:

FIG. 1 is a cross-sectional diagram of a high density capacitor according to an embodiment of the invention.

FIGS. 2A–2E are cross-sectional diagrams of the high density capacitor of FIG. 1 at various stages of fabrication.

DETAILED DESCRIPTION OF THE EMBODIMENTS

The invention will now be described in conjunction with copper damascene process utilizing an aluminum cap layer. Those of ordinary skill in the art will appreciate that the benefits of the invention can be applied to other metal interconnect processes.

As semiconductor devices continue to scale, the decoupling capacitance requirements increase significantly. The parasitic resistance of off-chip capacitance can result in performance penalties. Placing the decoupling capacitors on-chip can reduce or even avoid these performance penalties. However, integrating the decoupling capacitors on-chip can cause other concerns. For example, using a gate oxide capacitor (in which a MOSFET gate oxide layer is also used as the capacitor dielectric) consumes active area. There are also leakage concerns with gate oxide capacitors. Adding a capacitor between contact and M1 (the first level of metal interconnect) adds a mask, may require routing restrictions above the capacitor and causes planarity and thermal budget concerns. Adding a capacitor between metal interconnect lines also causes planarity and thermal budget concerns.

To alleviate some of these concerns, the preferred embodiment of the invention incorporates a high density capacitor at the top metal interconnect level with a dielectric surface protection layer for the copper interconnect. The top metal interconnect level is generally used for routing power and ground lines. As such, the interconnect routing is not as dense as the lower metal interconnect levels and there is more space available for forming the decoupling capacitors. Furthermore, since it is the uppermost interconnect level, planarity is not as much of a concern. Thermal budget is also less of a concern because there are fewer remaining steps and those steps remaining are generally performed at lower temperatures.

A preferred embodiment of the invention is shown in FIG. 1. A high density capacitor 106 is formed above the top metal interconnect level 104 between the top metal interconnect level 104 and the aluminum cap layer 118. Aluminum cap layer 118 provides a bonding surface which offers better adhesion for ball bonds, bond wires, etc. than copper. Bonding typically occurs during packaging of the integrated circuit to provide connection to the semiconductor device. So, while the aluminum cap layer is metal, it is not considered a metal interconnect level, but merely a capping layer to provide better connection during packaging to the top metal interconnect level 104.

Top metal interconnect level 104 is formed over semiconductor body 102. Semiconductor body 102 comprises a semiconductor substrate, transistors and other devices, as well as other metal interconnect levels. Only the top metal interconnect level 104 is shown for simplicity. In this embodiment, the top metal interconnect level 104 comprises copper interconnect lines 104 a, 104 b with appropriate barrier layers.

High density capacitor 106 comprises a bottom electrode 108, capacitor dielectric 110, and top electrode 112. The top 112 and bottom 108 electrodes comprise an electrically conductive material. In the preferred embodiment, TaN is used. TaN is often used as a barrier in copper interconnects and offers good compatibility with copper processes. Other electrically conductive materials, such as TiN, Ir, Ru, Ta and sandwiches/multi-layer combinations thereof may alternatively be used. Although TaN is used for both the top and bottom electrodes in the preferred embodiment, different materials may in fact be used for the top and bottom electrodes. The capacitor dielectric 110 preferably comprises a high dielectric constant dielectric. In the preferred embodiment, tantalum-oxide is used. Other high-k dielectrics such as hafnium oxide may alternatively be used. While high-k dielectrics are preferred, less high-k materials such as SiN can alternatively be used.

A protective layer 109 is located at the surface of interconnect level 104. Protective layer 109 protects the copper of interconnect level 104 during fabrication of the capacitor 106. Protective layer 109 comprises a material that can withstand the capacitor stack etch (layers 108, 110, 112). For example, protective layer 109 may comprise SiC or SiN. Because high selectivity etches are available for etching the bottom electrode material (e.g., TaN) without significantly etching SiC or SiN, protective layer 109 may be thin. In the preferred embodiment, the thickness is in the range of 100 Å–900 Å and preferably ˜200 Å.

The high density capacitor 106 is located over first metal interconnect line 104 a such that first metal interconnect line 104 a is electrically connected to the bottom electrode 108. Connection to the top electrode 112 is made via aluminum cap layer 118. A portion of the aluminum cap layer 118 is electrically connected between the top electrode 112 and a second metal interconnect line 104 b. So, for example, first metal interconnect line 104 a may be designed as power supply line for which capacitive decoupling is desired and second metal interconnect line 104 b may be designed as a ground line.

A method for fabricating the decoupling capacitor of FIG. 1 will now be discussed with reference to FIGS. 2A–2E. A semiconductor body 102 is processed through the formation of top metal interconnect level 104, as shown in FIG. 2A. Semiconductor body 102 comprises a semiconductor (e.g., silicon) substrate, transistors, and other devices as well as one or more metal interconnect levels. Only the top metal interconnect level 104 is shown for simplicity. The top metal interconnect level 104 may be formed by depositing an etchstop layer 122 (e.g., SiN or SiC), depositing a low-k dielectric layer 124 (e.g., organo-silicate glass or fluorine-doped silicon-oxide glass) and depositing an optional hardmask 126. A trench is etched in the low-k dielectric layer 124 and then a barrier layer (e.g., Ta/TaN) and copper seed layer are deposited over the surface. Copper ECD (electrochemical deposition) may then be used to overfill the trench with copper. Finally, copper CMP (chemical-mechanical polish) is performed to planarize the surface and remove the excess copper and barrier materials, resulting in the structure of FIG. 2A.

Still referring to FIG. 2A, a protect layer 109 is deposited over the surface of top metal interconnect level 104. Preferably, protect layer 109 comprises a dielectric such as SiN or SiC. Protect layer 109 protects the previously exposed copper during subsequent fabrication. The thickness of protect layer 109 is in the range of 100 Å–900 Å and preferably ˜200 Å. Protect layer 109 is then patterned and etched to remove portions of protect layer 109 where capacitors 106 are desired.

Next, bottom electrode material 108 is deposited over interconnect level 104 and protect layer 109, as shown in FIG. 2B. Bottom electrode material 108 comprises a material that also acts as a diffusion barrier to copper to prevent copper from diffusing out from metal interconnect lines 104 a, 104 b. In the preferred embodiment, material 140 comprises TaN. Suitable materials include TaN, TiN, Ir, Ru, Ta, and sandwiches/multi-layer combinations thereof. For example, instead of entirely comprising a copper diffusion barrier, the bottom electrode may instead comprise bilayers in which only one of the layers comprises a copper diffusion barrier. Specifically, the bottom electrode may comprise a TaN layer with a TiN layer as the dielectric interface.

Next, a capacitor dielectric 110 is formed over bottom electrode layer 108. Preferably, capacitor dielectric 110 comprises a high dielectric constant material such as tantalum-oxide. A high dielectric constant material allows for a larger capacitance value to be formed in a smaller area. Other high-k dielectric materials such as hafnium oxide or less high-k dielectrics such as SiN may alternatively be used. In the preferred embodiment, a layer of tantalum-oxide 130 is deposited over bottom electrode material 108, as shown in FIG. 2B. The layer of tantalum-oxide 130 is then annealed in O₂ to reduce impurities in the tantalum-oxide 130 and increase the oxygen content, thus forming the capacitor dielectric 110 in FIG. 2C.

Still referring to FIG. 2B, the top electrode material 112 is deposited over the capacitor dielectric 110. The top electrode material 112 comprises an electrically conductive material and may comprise the same or a different material than bottom electrode material 108. In the preferred embodiment, top electrode material 112 comprises TaN or TiN

Next, a pattern 136 is formed over top electrode material 112. Pattern 136 covers the area where decoupling capacitors are desired. Top electrode material 112, capacitor dielectric 110, and bottom electrode material 108 are then etched, using pattern 136 to create high density capacitor 106, as shown in FIG. 2C. An etch that can etch the bottom electrode selectively with respect to the copper of metal interconnect liner 104 b is not needed as the copper surface is protected by protect layer 109. Because the copper surfaces are protected, no degradation of the Cu lines 104 a, 104 b occurs and topography is maintained. Pattern 136 is then removed.

Referring to FiG. 2D, the protective overcoat 116 is deposited. In the preferred embodiment, an etchstop layer 114 of, for example, SiN or SIC is first deposited over the surface followed by the deposition of the protective overcoat 116. For example, protective overcoat 116 may comprise a silicon-oxynitride or oxide layer. Protective overcoat 116, etchstop layer 114, and protect layer 109 are then patterned and etched to expose a portion of metal interconnect line 104 b and a portion of top electrode 112 as well as all other areas of the device where external connections are desired (i.e., bondpad areas).

Still referring to FIG. 2D, a metal capping layer 118 is deposited over the structure. Typically, metal capping layer 118 comprises aluminum to improve adhesion of the bond wires typically applied during packaging. Metal capping layer 118 is patterned and etched to provide individual caps (i.e., unconnected) for each bondpad, as is known in the art. However, where decoupling capacitors are placed, metal capping layer 118 connects between the top electrode 112 and a neighboring metal interconnect line 104 b. FIG. 2E, shows a third metal interconnect line 104 c having a standard metal cap 138.

Processing then continues to package the semiconductor devices. During packaging, ball bonds and other bonding methods are used to connect the bondpads of a semiconductor device to the external pins of the integrated circuit.

While this invention has been described with reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications and combinations of the illustrative embodiments, as well as other embodiments of the invention, will be apparent to persons skilled in the art upon reference to the description. It is therefore intended that the appended claims encompass any such modifications or embodiments. 

1. A method of fabricating an integrated circuit, comprising the steps of: providing a semiconductor body having a top metal interconnect level formed thereon, said top metal interconnect level having a first and a second metal interconnect line; depositing a material over said top metal interconnect level; patterning and etching said material to expose a portion of said top metal interconnect level; forming a capacitor on said exposed portion of said top metal interconnect level, wherein said first metal interconnect line is protected by said material during said step of forming said capacitor, wherein the step of forming said capacitor comprises the steps of: depositing a bottom electrode material on said exposed portion of said top metal interconnect level; forming a capacitor dielectric over said bottom electrode material; depositing a top electrode material over said capacitor dielectric; and patterning and etching said top electrode material, said capacitor dielectric, and said bottom electrode material to form said capacitor; forming a protective overcoat over said top electrode and said top metal interconnect level; and forming a cap partially over said protective overcoat, said cap electrically connecting said top electrode material and said second metal interconnect line.
 2. The method of claim 1, wherein said bottom electrode material and said top electrode material each comprise TaN.
 3. The method of claim 1, wherein said bottom electrode material and said top electrode material each comprise one or more layers of material selected from the group consisting of TaN, TiN, Ir, Ru, and Ta.
 4. The method of claim 1, wherein said capacitor dielectric layer comprises tantalum-oxide.
 5. A method of fabricating an integrated circuit, comprising the steps of: providing a semiconductor body having a top metal interconnect level formed thereon, said top metal interconnect level having a first and a second metal interconnect line; depositing a material over said top metal interconnect level; patterning and etching said material to expose a portion of said top metal interconnect level; and forming a capacitor on said exposed portion of said top metal interconnect level, wherein said first metal interconnect line is protected by said material during said step of forming said capacitor, wherein the step of forming said capacitor comprises the steps of: depositing a bottom electrode material on said exposed portion of said top metal interconnect level; forming a capacitor dielectric over said bottom electrode material; depositing a top electrode material over said capacitor dielectric; and patterning and etching said top electrode material, said capacitor dielectric, and said bottom electrode material to form said capacitor, wherein said capacitor dielectric layer comprises hafnium-oxide or silicon nitride.
 6. The method of claim 1, wherein said first and second metal interconnect lines comprise copper.
 7. An integrated circuit comprising: a topmost metal interconnect level located over a semiconductor body, said topmost metal interconnect level comprising a first and a second metal interconnect line; a decoupling capacitor located over said topmost metal interconnect level, wherein a bottom electrode of said decoupling capacitor is electrically connected to said first metal interconnect line; a protect layer on said second metal interconnect line; an etchstop layer over said protect layer; a protective overcoat over said etchstop layer; and an aluminum cap layer located partially over said protective overcoat and electrically connecting a top electrode of said decoupling capacitor to said second copper interconnect line.
 8. The integrated circuit of claim 7, wherein said top electrode and said bottom electrode comprise TaN.
 9. The integrated circuit of claim 7, wherein said top electrode and said bottom electrode each comprise one or more layers of material selected from the group consisting of TaN, TiN, Ir, Ru, and Ta.
 10. The integrated circuit of claim 7, wherein said capacitor dielectric comprises tantalum-oxide.
 11. The integrated circuit of claim 7, wherein said capacitor dielectric comprises hafnium-oxide or silicon nitride.
 12. The integrated circuit of claim 7, wherein said first and second metal interconnect lines comprise copper. 